ocr: COST POWER PERFORMANCE Eliminate optional Smaller die draws On-chip FPU blocks less power Use less advanced Use lower core Bigger Caches CMOS technology supply voltage Clock at a higher Logic compaction Clock at a lower MHz for smaller die MHz Add power management logic
